The high-speed optoelectronic memory system project is concerned with the reduction of latency within multiprocessor computer systems (a key problem) by the use of optoelectronics and associated packaging technologies. System demonstrators have been constructed to enable the evaluation of the technologies in terms of manufacturability. The system combines fiber, free space, and planar integrated optical waveguide technologies to augment the electronic memory and the processor components. Modeling and simulation techniques were developed toward the analysis and design of board-integrated waveguide transmission characteristics and optical interfacing. We describe the fabrication, assembly, and simulation of the major components within the system.
Introduction
The high-speed optoelectronic memory system (HOLMS) project is an ambitious international project, funded by the European Commission under the Information Society Technology (IST) program, dedicated to exploring the potential of optical interconnects within computer memory architectures. While the motivation is more fully discussed in a previous paper [1] , the main aim of the HOLMS project is twofold:
To demonstrate effective, efficient packaging technologies to enable the optical and optoelectronic components to be incorporated alongside electronic components in traditional low-cost mass production facilities.
To research the successful inclusion of optoelectronic components within the system architectures of complex electronic systems.
To realize these goals in a realistic system context, we have embarked upon the design and construction of a demonstrator to address the memory latency issue of contemporary computer architecture. The demonstrator that is the primary goal of this project intends to show an optical bridge between the CPU and the main memory in a near-conventional computer system and, by utilizing the bandwidth available to optoelectronic interconnects [2] , to vastly reduce the latency in main memory queries seen by the CPU.
The initial design for the HOLMS demonstrator is detailed in Ref. [1] , however, since the paper's publication the design and technology have progressed. It is the aim of this paper to describe the progress made in the individual component areas of the HOLMS project and also to define the final design of the demonstrator we aim to build. Of particular interest is the combination of three distinct optical technologies within the optoelectronic framework: conventional fiber, integrated free space [3] , and embedded waveguide [4, 5] . The emphasis of this paper is on the component technologies and the experimental results. The system and software parts of the project are described more completely in Ref. [1] . A very broad schematic of the HOLMS architecture, both conceptual and physical, is provided in Figs. 1 and 2.
Section 2 details the electronic design and fabrication involved in the project, Section 3 describes the optoelectronic components and interfacing to integrated free space, and Section 4 describes the complete interface including the embedded waveguides. This paper is concluded in Section 5.
Mixed Signal Electronic Design

A. Global Description of the Silicon Chips
Here we explain the global behavior of the digital part of the HOLMS project, essentially the mixed signal chips.
B. Description of the Processor Accesses in the High-Speed Optoelectronic Memory System
• Read access from the processor. When one processor wants to read into a memory, the addresses are serialized on eight optical channels at 600 MHz. As a result one address (24 bits) needs three clock cycles to be transmitted. The data are coded by Manchester encoders that have been developed for this project. The data are amplified and transmitted to the vertical cavity surface emitting lasers (VCSELs). On the memory side the data are received by photodiodes, and the signal is amplified by very low-noise high-sensitivity analog amplifiers and digitized. The addresses are deserialized, and the memory read access can be performed. Then the data read is serialized and sent back to the processor that performed the access. This transmission requires four more clock cycles.
• Write access from the processor. When a processor needs to write into a memory, the addresses and data are serialized on eight optical channels at 600 MHz. As a result each write cycle needs seven clock cycles (three for the address and four for the data). As for a read cycle, the data are converted into an optical signal, transmitted in the optical part of the system, and converted back into a digital electrical signal. The addresses and data are deserialized, and the memory write can be performed. Then the memory controller sends an acknowledgment message back to the processor.
• Conflict resolution. When two processors try to access the same memory bank, a conflict occurs. The conflict is detected by the memory controllers unit (MCU) chips. Because of the use of Manchester encoding, detecting a conflict is simple because the signal received by the amplifiers is at a high level during two half clock cycles (which cannot occur with a correct signal).
The assembly unit is the main part of the conflict resolution mechanism since it memorizes all the processor accesses. The data are transmitted to the good channel via the channel multiplexer. Data arriving from the memory controllers are demultiplexed in the channel demultiplexer and deserialized in the Fig. 1 . Overall system architecture. There are six memory bank groups with two memory banks each. Each memory bank has four random-access memory (RAM) chips organized around a controller that is optically connected to the processor. Fig. 2 . HOLMS optoelectronic packaging technology including the physical layout adopted in the last iteration during the run of the project under the IST program. An optoelectronic MCM containing a PIFSO free-space optical system is attached to a PCB containing an optical waveguide layer. memory management unit (MMU) disassembly module. When a transaction is finished, the pending access is removed from the assembly module.
The global topology of the MCU chip is almost the same as the MMU: data arriving from the processor are deserialized in the MCU disassembly module. If a conflict occurs, the ad-hoc message is sent back to the processor (see Appendix A). In the other case, the memory access is performed. In the case of a read cycle, the data are serialized and sent back to the processor. In the case of a write cycle, a confirmation message is sent back to the processor.
The whole system (see Figs. 3 and 4) behaves as a fully synchronous system.
C. Design and Layout
The initially targeted data rate of 1:2 Gbits required a silicon-germanium technology. At the beginning of the project, the most advanced technology available at low cost (through Europractice) was a 0.35 Si-Ge Bicmos technology. At first only AMIS (formerly Alcatel-Mietec) proposed such a technology, which was used to design a test chip. But AMIS discontinued this technology, so the final chips described in this paper were designed with the austriamicrosystems 0:35 μm Bicmos Si-Ge technology.
The MMU chip (see Fig. 5 ) integrates the digital part (in the middle of the layout and surrounded by a standard pad ring) on the left-hand side and The MCU chip is smaller than the MMU and integrates 12 photodiode amplifiers and 24 VCSEL drivers.
The photodiode amplifiers are constrained by the architecture of the HOLMS demonstrator, i.e., the attenuation in the optical paths. It is necessary to generate a current of more than 20 μA at the amplifier inputs. The amplifiers were designed according to the schematic diagram shown in Fig. 6 . They are composed of a transimpedance amplifier followed by a gain stage composed of two differential inputdifferential output amplifiers whose output is converted into a logic level by a comparator. To minimize the offset of this gain stage, its outputs are fed back to one of its inputs via a second transimpedance amplifier. The Manchester encoding of the input data ensures the input signal always has the correct offset value (see Appendix B).
The VCSELs are supplied in linear arrays. Because of fabrication dispersion the threshold and operating currents need to be adjusted on a per-array basis.
To minimize the bit-error rate, the duty cycle of the transmitted signals should be as close to 50% as possible. To fulfill this constraint we designed a duty cycle adjustment module for the incoming signal to each VCSEL driver. This module, as well as the programmable current sources for threshold and modulation current, are driven with a 4 bit digital-to-analog converter; see Fig. 7 .
The VCSELs and mixed signal chips are flip-chip bonded onto the polychlorinated biphenyl (PCB). Simulation, taking into account parasitic capacitance, inductance, and resistance of solder pads and bumps with typical process parameters, showed that signals can be transmitted at a data rate of up to 2 Gbits=s.
Integrated Free-Space Interfacing
A. Optoelectronic Component Sourcing
The optoelectronic devices required for the HOLMS project, VCSELs, and custom-made photodetectors were acquired off the shelf or as close to a manufacturable design as practicable. The VCSELs were supplied by ULM Photonics. The devices selected are 1 × 12 arrays with a 250 μm device pitch and an 850 nm operating wavelength. Higher power versions of the VCSELs with identical footprints but 50 μm thicker substrates were also made available by ULM. This newer version supplies 2:5 mW of optical power with an operating current of 5 mA and the same beam divergence as envisaged for the first generation of ULM VCSELs. The threshold current is 1:8 mA, and the devices may be driven to 8 mA to gain a higher optical output. However, at the higher optical output power, the divergence of the VCSELs was also increased. A strategy for dealing with the higher beam divergence is outlined below.
Photodetectors of a corresponding form factor (1 × 12, 250 μm pitch), have been fabricated by the EPSRC National Centre for III-V Technologies located at the University of Sheffield. Two designs, differing only in the design of the metal contacts to the GaAs or AlGaAs strained PIN structure, were initially fabricated and tested. Both designs had an active area 200 μm in diameter and a 180 μm optical window. The design showing the greatest uniformity in response across the array was ultimately chosen for the demonstrator. The electrical characteristics of the detectors were found to be within the tolerance of the design specifications. The responsivity of the devices was measured to be 0:4 A=W. This value, along with the power output from the VCSEL, allowed us to conclude that the system would successfully perform electro-optic conversion with an upper limit of optical loss of 18:54 dB.
B. Flip-Chip Bonding
A number of different flip-chip attachment technologies were investigated. The VCSELs were supplied with AuSn solder bumps preattached and, using the Suss Microtec FC6 bonding machine at HeriotWatt University, were successfully bonded via IR thermocompression to test the multichip modules (MCMs).
The detectors were attached via gold stud bumps that were placed manually onto the MCM substrate. Such processes may be relatively easily automated. Measurements performed after bonding had taken place showed that the attachment process had not altered the detector characteristics and that the stud-bump attach method was successful.
For bonding the custom mixed signal Si-Ge chips to the MCM, anisotropic conductive film (ACF) was the attachment process initially envisaged. However, problems in achieving suitable attachment between the Si-Ge devices and the MCM substrate, plus concerns over the scalability of the ACF method to devices with a high number (>600) of pins, led to the use of gold stud bumps for attaching the chips to the MCM in the test structure. For the controller chips intended for the final HOLMS demonstrator and containing a greater number of pins to be attached, a higher density or automated solution for applying suitable bumps is required. This further investigation includes research into microposts [6] , the deposition of preformed PbSn solder bumps, and the use of thermosonic bonding. The investigation focuses on the determination of which flip-chip technologies are most appropriate to the industrial partners and to other commercial exploiters of the technology.
C. MCM Board-Integrated Microlenses
As previously mentioned, VCSELs with a higher output power became available for use in the HOLMS project. These VCSELs, however, had a high degree of beam divergence, ∼32°FW at the 2:5 mW optical output power envisaged for use. Higher optical output powers are also available from the VCSELs via greater driving currents; however, the divergence increases further in this case. This high level of divergence causes problems when coupling into the complex planar free-space system because of the constraints required on the input beam for it to be steered as planned by the planar free-space integrated optics (PIFSO) system. Additionally in this situation, much of the beam power was in the divergent higher-order modes.
To counter this situation, microlenses integrated into the glass MCM substrate were proposed (see Fig. 8 ). This level of integration, ∼60 μm from the VCSEL aperture, allows a relatively simple optical device to perform suitable beam correction to allow the PIFSO to operate correctly. In the HOLMS case the microlenses are designed to adjust the VCSEL output from a 0.28 to a 0:1 NA for in-coupling to the PIFSO. The microlenses are produced in-house, initially in photoresist, via a reflow method followed by a reactive ion etch to transfer the structure into the substrate.
D. Implementation of the Planar Free-Space Integrated Optics
In the HOLMS project the integrated free-space optics were utilized to build interface modules to optically couple light between waveguides, fibers, and optoelectronic components. An important aspect of this is to match the different array geometries of these components such as the fiber bundles and VCSEL arrays. The integrated free space was also used to implement the fan-out and fan-in operations required for the processor-memory interconnection architecture (see Section 1). For a compact implementation of the optics, the PIFSO concept [3] was employed. The main feature of this concept is a folded optical axis and the integration of microoptical elements on the surfaces of the transparent substrate. The folded optical axis results in a significant reduction of the longitudinal extension of an optical system. The monolithic integration leads to an increased ruggedness and stability in comparison with conventional free-space optics. The substrate serves as both a medium for light propagation using a tilted optical axis and as a motherboard for mounting devices such as optoelectronic chips and waveguide connectors. A detailed description of the PIFSO concept is given, for example, in Ref. [7] .
In the HOLMS architecture, two different PIFSO modules were required: one for the processor section and one for the memory section. Here we described the implementation of a PIFSO module used for the processor section, briefly called CPU-PIFSO in the following. Its design and implementation were presented in detail in Ref. [8] , hence only a summarized description will be given in this article.
The functionality of the CPU-PIFSO module is explained in Fig. 9 . Figure 9 (a) shows a schematic representation of the different optical interconnection tasks to be implemented. These different interconnections were realized by two optical subsystems, dubbed here A and B. Subsystem A couples from one main surface of the free-space optical multiplayer to the opposite main surface. Subsystem B interconnects optoelectronic array elements mounted on the same surface. Each subsystem is optimized on the best achievable efficiency for coupling multimode VCSEL diode arrays to multimode fiber bundles (50=125 μm, 0:2 NA) or board-embedded polymer waveguides (70 × 70 μm 2 , 0:25 NA). The section of the module marked by the dashed box in Fig. 10 is shown in more detail in Fig. 9(c) , which shows an x-y cross section of the light paths.
It
the different interconnection tasks were placed at the various surfaces thus forming a three-dimensional (3D) multilayer system. They were implemented as diffractive multilevel elements fabricated by binary lithography and reactive ion etching. Substrate coupling was achieved with a precision of a few micrometers by visual alignment of marks in a mask aligner. The fabricated and assembled multilayer module is shown in Fig. 10 .
The module actually comprises 4 × 4 of the integrated micro-optical setups as shown in Fig. 9(c) . The area indicated by the rectangle covers two setups consisting of subsystems A and B; the insert shows a close-up view.
The optoelectronic multichip module (OE-MCM), which contains flip-chip bonded laser diodes, photodetectors, and mixed signal chips, had to be stacked on the passive free-space optical 3D multilayer using the same assembly procedure as for the multilayer substrate stack. Figure 9 (b) gives a pseudo-3D impression of the interface module as a part of the overall system. The module was placed vertically in a slot on the PCB. As it is indicated in the figure, a onedimensional array of optical lines on the PCB is used for the processor-bus communications. As shown in the figure, the PIFSO module serves as a platform for the integration of various devices: passive optical elements, active optoelectronic components such as arrayed VCSEL emitter and photodetector chips, as well as a micromechanical bank for fiber-ribbon sockets and PCB ferrules.
The specific implementation of the micro-optical imaging systems cannot be described here in detail but can be found in Refs. [8, 9] . Challenges for the design and implementation were geometric layout constraints and limitations in the fabrication of the diffractive elements. A further complication was the fact that arrays of multimode transmitters with large cross sections (waveguide cores of up to 70 μm and VCSEL emitters with a large numerical aperture) had to be relayed with high efficiency. The 3D optical multilayer shown was able to solve these challenges. To optimize the multichannel interconnection, a specific imaging approach called "hybrid imaging" was used [10, 11] . Values for the insertion loss of the PIFSO modules were measured and typically well below 10 dB. For example, the 12 channels of subsystem A were measured to lie between 7.4 and 8:3 dB [8] . Further improvements in system efficiency were demonstrated for simple PIFSO systems by using analog lithography and replication.
A specific point to be mentioned is the packaging. As stated earlier the PIFSO modules were populated with optoelectronic MCMs and fiber bundle connectors and finally inserted into the slots on the PCB. The MCM was flip-chip bonded to the PIFSO module while the fiber connectors were mounted by a specific adapter plate fabricated by ultraprecise fine mechanics [8] . All these tasks implied a significant effort in precise and reliable packaging. It would be beyond the scope of this paper to discuss all aspects of the optoelectronic and optomechanical packaging in detail. However, significant advances were made during the duration of the HOLMS project that finally allowed a functional demonstrator to be built.
Board-Integrated Waveguides and Coupling
A. Solution for the Optical Coupling between a Planar Free-Space Optical System and Board-Integrated Optical Waveguides
Power budget analysis revealed that the PIFSOto-waveguide interfaces were identified as a major cause of losses (there are many others). Thus to minimize the coupling losses at these interfaces, the originally proposed coplanar approach for the packaging of PIFSO and optical layer of the optoelectronic PCB [1] was replaced by a new approach aiming at a vertical packaging concept (see Section 1) leading to a low loss butt-coupling between PIFSO and boardintegrated waveguides.
This approach reduces the coupling losses significantly but leads to alignment problems within the packaging. The stereolithography method, which was available at Siemens, was chosen. With this rapid prototyping method it is possible to build up nearly arbitrary structures onto glass substrates like the substrates of PIFSOs.
Since the stereolithography method available at Siemens did not meet the manufacturing accuracy requirements, improved methods to meet the specified tolerance conditions were developed. Since it was not possible to position alignment structures directly onto the PIFSO, a further separate position- ing tool was developed (see Fig. 11 ) to enable highprecision alignment and gluing of stereolithographic structures manually onto the PIFSO.
Verification was performed with a high precision measurement system at Siemens, confirming for the first time to our knowledge that a technology has been developed to implement micro-optical alignment and coupling in a rapid prototyping environment. A wide variety of scientific and commercial projects are expected to exploit this technology making this an important spin-off from the HOLMS system.
The knowledge, methods, and tools developed for stereolithographic implementation of precise structures on glass substrates provides an integrated solution for connecting fibers to a PIFSO and aligning the PIFSO module toward the board-integrated waveguides of the optoelectronic PCB concurrently. A sample of the alignment device manufactured by applying the stereolithography method is shown in Fig. 12 .
By using these alignment devices, the coupling of fibers to a PIFSO has been successfully demonstrated. For the demonstration of the coupling of board-integrated waveguides to a PIFSO, problems arose from meeting the vertical accuracy requirements specified for the implementation of the corresponding alignment structures (receptacle) at the optical layer of the PCB side. Although progress was made continuously, the fully passive alignment of the PIFSO-to-board interface was not achieved during the project time. Successful coupling of a PIFSO, fibers, and board-integrated waveguides was realized by a combination of this technique and active alignment in the laboratory environment (see Fig. 13 ). The implementation of a test board with integrated waveguides and a PIFSO inserted into the corresponding receptacle is shown in Fig. 14 .
In summary, vertical packaging and butt-coupling basically provides the potential for the low loss interfacing of the PIFSO-to-board-integrated waveguides. To achieve a better applicability of this method, the comparatively high efforts toward alignment should be reduced by further development of passive alignment techniques. Such techniques should also enable the coplanar rather than orthogonal geometry, which may be preferable in some applications.
B. Implementation of the Optical Layer of the Optoelectronic Polychlorinated Biphenyl
To find adequate designs for the optical layer of the optoelectronic PCB, a research prototype simulator for optical multimode waveguides has been extended widely by the University of Paderborn and Siemens C-LAB. Simulation models were developed to analyze the transfer behavior of straight and bent waveguides with an arbitrary cross section, an arbitrary bending radius, and a large number of seg- ments [12] [13] [14] . The simulator has been used to determine minimum bending radii for acceptable attenuation. It has also been used to analyze the coupling efficiency of the PIFSO to the board-integrated waveguide interface in respect of waveguide core parameters and longitudinal and lateral misalignment [15] . Based on this, various implementation concepts for the optical layer have been analyzed from the optical point of view, and a complete design of the optical layer has been achieved for an optical layer of the optoelectronic PCB (see Fig. 15 ). A number of designs have been implemented to meet various demonstrator alternatives.
A complete process has been developed over several iterations to implement these optical layer designs. The simulation tool supports computer aided design of the interfaces and the waveguide routing. The process issues are listed below:
• An interface enabling the seamless waveguide design data export from simulation and design to the mask implementation, which is the first step of the manufacturing process.
• A process for manufacturing optical layers based on a photolithography method using 8 in: (20 cm) wafer masks.
• Methods and laboratory setups for characterization of optical layers to determine -optical properties (mainly attenuation), -geometry and dimensions (cross section, trajectories, pitch), and -reliability (stress, material parameters).
Details can be found in Refs. [16, 17] .
• Methods for the integration of an optical layer into an optoelectronic PCB:
-advanced PCB lamination process, -accurate positioning of the optical layer and the waveguides inside an optoelectronic PCB, -accurate implementation of cutout regions within a PCB with an integrated optical layer, e.g., toward insertion of PIFSO with corresponding alignment structures.
• Methods and tools for the characterization of the board-integrated optical layers involving -optical properties and -geometry and dimensions at the interface area.
Based on this process a number of samples of optical layers were implemented and characterized in terms of both their optical properties as well as their geometric dimensions. The manufactured samples met the specified optical and geometric characteristics. Although the waveguides themselves work, there are still passive alignment problems with respect to the vertical packaging described above. This is not an essential problem if a laboratory environment is available, but on an industrial scale the achievement of the passive alignment capability would be necessary. The outcome of the modeling and simulation work of the University of Paderborn and C-LAB has been further developed toward a prototype simulation system supporting the computer-aided design (CAD) of optical interconnects at a PCB level [13] . The availability of such a simulation system will meet one of the major preconditions to be fulfilled toward an industrial scale application of the optoelectronic PCB technology in the future.
With the help of the simulation tool, the influence of parameter variations on the attenuation of the board-integrated waveguides was analyzed. Design parameters, such as the minimum tolerable bending radius, were defined by the support of the simulation tool; see Fig. 16 . One major result was the combined simulation of the PIFSO and the embedded optical waveguides to analyze the coupling loss and the influence of misalignment toward the attenuation. The achievements within the field of modeling and simulation can be listed as follows:
• Models enabling the analysis of waveguides with arbitrary cross sections and trajectories with an arbitrary number of straight and bent segments were developed.
• A theory has been further developed and implemented into simulation models, which considers the scattering at the boundary between waveguide core and cladding due to surface roughness caused by the manufacturing process of the optical layer.
• The simulation models have been further developed toward the time efficient simulation of waveguides.
• A tool has been developed to import and export waveguide trajectories from and to the standard PCB layout format "Gerber" and "GDSII," respectively, to support manufacturing of optical layers on an industrial scale.
• A tool has been developed to import and export arbitrary power spectra based on rays, e.g., the results of the PIFSO simulations from the University of Hagen.
• A prototype CAD tool with application-relevant capabilities and a user-friendly interface.
Conclusion
We have presented the three main components of the HOLMS system (the PIFSO, the waveguides, and the mixed signal electronics) and shown that they may be seamlessly integrated together. The complete system is compatible with standard electronic packages and forms an optoelectronic MCM structure with a bandwidth and flexibility beyond what an electronic connection alone may achieve. Furthermore latency is reduced particularly by the reduction in signaling protocol overhead. Long high-speed electronic lines are prone to high error rates and a large amount of encoding is required to recover a usable signal. Optical signals are generally less prone to such errors and require less encoding.
Although much more development must to be done to provide a fully operational system; the optoelectronic building blocks have all been successfully completed and connected. Alignment is still a major issue, but laboratory level strategies to reduce the necessary effort have proved successful. Further work is required to reduce the alignment effort further. Production-level accuracy has not yet been achieved, but that is outside the scope of this project. Problems with the thermal control and the assembly sequence have mainly been solved, but it is still desirable to reduce losses. The continuing improvement in the devices themselves and in the materials used indicates that losses will continue to fall. In particular the new geometry presented in this paper allows for a considerable reduction in losses, and other geometries may be more effective still.
We have not touched on one of the most exciting aspects of this work in this paper: the use of this technology to enable completely new architectures, which cannot be practically considered in purely electronic implementations of computer systems due to the bandwidth and latency problems. Early examples of possible architectures may be found in Refs. [18, 19] , for example. The HOLMS package takes such architectures out of the theoretical computer science realm. The partners intend to make further investigations into the inherent possibilities in architecture enabled by the HOLMS-type technology.
• A bus divider that receives data running at 600 MHz and sends them at 300 MHz.
• A clock distribution mechanism.
• Twenty-four VCSEL drivers.
• Two bias controllers for the VCSEL drivers.
• Twelve analog amplifiers.
Appendix B: Novel Manchester Encoder
Design of the Manchester Encoder
• Encoder principle. Figure 17 shows the new Manchester encoder principle. This encoder is composed of a noninverting latch (I 3 ; I 4 ; I 5 ), followed by an inverting latch (I 8 ; I 9 ) parallel with a three-state buffer (I 6 ; I 7 ).
During phase Φ 1 the input signal is transmitted to inverter I 4 . During phase Φ 2 the input signal is latched by inverters I 4 and I 5 and transmitted to the output via inverters I 6 and I 10 ; at the same time the output of inverter I 9 is the inverse of output Q.
During the next Φ 1 phase, the previously inverted output is latched by inverters I 8 and I 9 and sent to the output via inverters I 6 and I 10 . As a result, on the rising edge of the clock signal, the input is transmitted to the output, while on the falling edge of the clock signal, the output is inverted.
The delay between the rising edge of the clock and the output change is the propagation time through inverters I 1 , I 2 , I 6 , and I 10 , while the delay between the falling edge of the clock and the output inversion is the propagation time through inverters I 1 , I 6 , and I 10 . The difference between these two delays can be reduced by correctly adjusting the transistor sizes.
• Encoder layout and simulation.
To be routed using standard digital tools, the Manchester encoder was implemented as a standard cell. The layout is presented in Fig. 18 .
Post-layout simulations, including parasitic, were performed. Figure 19 shows time domain results in the worst process corner, worst temperature case.
Two important characteristics can be deduced from these simulations: the propagation time between the clock rising edge and the output rising edge and the output duty cycle for a 50% clock input duty cycle at 1 GHz. These characteristics are summarized in Table 1 . 
